Logo
Explore Help
Sign In
jlusiardi/vhdl_byte_input
Watch 1
Star 0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
7 Commits 1 Branch 0 Tags
master
T
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
jlusiardi 7183ad4b1e Merge branch 'master' of git.lusiardi.de:jlusiardi/vhdl_byte_input
2018-04-11 21:55:48 +02:00
hardware
add hw design
2018-04-09 21:28:19 +02:00
byte_display.vhd
add vhdl code
2018-04-10 21:40:24 +02:00
byte_input.vhd
some improvements
2018-04-11 21:55:36 +02:00
clock_divider_module.vhd
add vhdl code
2018-04-10 21:40:24 +02:00
debounce.vhd
add vhdl code
2018-04-10 21:40:24 +02:00
demo.vhd
some improvements
2018-04-11 21:55:36 +02:00
LICENSE
Initial commit
2018-04-09 17:02:33 +00:00
README.md
Update 'README.md'
2018-04-10 19:42:21 +00:00

README.md

vhdl_byte_input

Git repository for blog article https://www.lusiardi.de/1212/fpga-eingabe-ueber-schalter/

Reference in New Issue View Git Blame Copy Permalink
S
Description
Git repository for blog article https://www.lusiardi.de/1212/fpga-eingabe-ueber-schalter/
Readme
161 KiB
Languages
VHDL 100%
Powered by Gitea Version: 1.27.0 Page: 22ms Template: 3ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API