jlusiardi/vhdl_7seg
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
1 Commit 1 Branch 0 Tags
e331d6cd9297c4a1db60eb87c6d03d33b2bc61e1
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Joachim Lusiardi e331d6cd92 Initial commit
2018-02-26 18:49:52 +00:00
LICENSE
Initial commit
2018-02-26 18:49:52 +00:00
README.md
Initial commit
2018-02-26 18:49:52 +00:00

README.md

vhdl_7seg

Git repository for blog article https://www.lusiardi.de/1148/fpga-7-segmentanzeige/

Reference in New Issue View Git Blame Copy Permalink
Description
Git repository for blog article https://www.lusiardi.de/1148/fpga-7-segmentanzeige/ https://www.lusiardi.de/1148/fpga-7-segmentanzeige/
Readme 172 KiB
Languages
VHDL 100%