jlusiardi
/
vhdl_byte_input
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
5 Commits 1 Branch 0 Tags 161 KiB
VHDL 100%
Go to file
Joachim Lusiardi 70ecb4837a Update 'README.md' 2018-04-10 19:42:21 +00:00
hardware add hw design 2018-04-09 21:28:19 +02:00
LICENSE Initial commit 2018-04-09 17:02:33 +00:00
README.md Update 'README.md' 2018-04-10 19:42:21 +00:00
byte_display.vhd add vhdl code 2018-04-10 21:40:24 +02:00
byte_input.vhd add vhdl code 2018-04-10 21:40:24 +02:00
clock_divider_module.vhd add vhdl code 2018-04-10 21:40:24 +02:00
debounce.vhd add vhdl code 2018-04-10 21:40:24 +02:00
demo.vhd add vhdl code 2018-04-10 21:40:24 +02:00

README.md

vhdl_byte_input

Git repository for blog article https://www.lusiardi.de/1212/fpga-eingabe-ueber-schalter/